



# VHDL for simulation – Code for synthesize

```
8 entity Sampler_version1 is
9     Port ( Master_Clk : in STD_LOGIC;
10            Datin :      in STD_LOGIC_VECTOR (7 downto 0);
11            Datout :     out STD_LOGIC_VECTOR (7 downto 0);
12            Clks :       out STD_LOGIC);
13 end Sampler_version1;
14
15 architecture Behavioral of Sampler_version1 is
16     Signal Q: STD_LOGIC_VECTOR (7 downto 0);
17     Signal Enb: STD_LOGIC;
18 begin
19
20     Clks    <= not Enb;
21     Datout <= not Q;    -- Alternative Q+1
22
23     process ( Master_Clk)
24         variable Scale: integer range 0 to 3 := 1;
25     begin
26         if rising_edge( Master_Clk) then
27             if Scale > 0 then
28                 Scale := Scale-1;
29                 Enb    <= '0';
30             else
31                 Scale := 2;
32                 Enb    <= '1';
33             end if;
34         end if;
35     end process;
36
37     process ( Master_Clk)
38     begin
39         if rising_edge( Master_Clk) then
40             if Enb='1' then
41                 Q <= Datin;
42             end if;
43         end if;
44     end process;
45
46 end Behavioral;
```




```
4 -- Notes:
5 -- 1) This instantiation template has been automatically generated using types
6 -- std_logic and std_logic_vector for the ports of the instantiated module
7 -- 2) To use this template to instantiate this entity, cut-and-paste and then edit
8
9 COMPONENT Sampler_version1
10 PORT(
11     Master_Clk : IN std_logic;
12     Datin : IN std_logic_vector(7 downto 0);
13     Datout : OUT std_logic_vector(7 downto 0);
14     Clks : OUT std_logic
15 );
16 END COMPONENT;
17
18 Inst_Sampler_version1: Sampler_version1 PORT MAP(
19     Master_Clk => ,
20     Datin => ,
21     Datout => ,
22     Clks =>
23 );
```

# The TestBenchWaveForm – Tool (1)



# The TestBenchWaveForm – Tool (2)



# Behavioral Simulation (1)

The screenshot shows the Xilinx ISE 10.1 interface for a VHDL project named "Demo1".

**Sources for: Behavioral Simulation**

- Demo1
- xc3s100e-4tq144
  - Signal\_generator1 - Behavioral (Signal\_generator1.vhd)
  - Signal\_generator2 - Behavioral (Signal\_generator2.vhd)
  - Signal\_generator3 - Behavioral (Signal\_generator3.vhd)
  - State\_machine\_demo - Behavioral (State\_machine\_demo.vhd)
  - Test\_of\_Sampler1 (Test\_of\_Sampler1.tbw) **1**

**Processes for: Test\_of\_Sampler1**

- Add Existing Source
- Create New Source
- View Generated Test Bench As HDL
- Add Test Bench To Project
- Xilinx ISE Simulator
  - Simulate Behavioral Model **2**
  - Generate Self-Checking Test Bench

**Code Editor (HDL View)**

```
22
23 process ( Master_Clk)
24     variable Scale: integer range 0 to 3 := 1;
25 begin
26     if rising_edge( Master_Clk) then
27         if Scale > 0 then
28             Scale := Scale-1;
29             Enb  <= '0';
30         else
31             Scale := 2;
32             Enb  <= '1';
33         end if;
34     end if;
35 end process;

36
37 process ( Master_Clk)
38 begin
39     if rising_edge( Master_Clk) then
40         if Enb='1' then
41             Q <= Datin;
42         end if;
43     end if;
44 end process;

45
46 end Behavioral;
```


**Toolbars and Status Bar**

File Edit View Project Source Process Window Help


Design Summary State\_machine\_demo.vhd Sampler\_version1.vhd

Ln 42 Col 17 CAPS NUM SCRL VHDL


# Behavioral Simulation (2)



# Behavioral Simulation (3)



# Behavioral Simulation (4)



# Adding the TestBench to the Project

Xilinx - ISE - D:\BASYS\_PROJECTS\SIMULATION\Demo1\Demo1.ise - [Simulation]

File Edit View Project Source Process Test Bench Simulation Window Help

Sources for: Behavioral Simulation

- Demo1
  - xc3s100e-4tq144
    - Signal\_generator1 - Behavioral (Signal\_generator1.vhd)
    - Signal\_generator2 - Behavioral (Signal\_generator2.vhd)
    - Signal\_generator3 - Behavioral (Signal\_generator3.vhd)
    - State\_machine\_demo - Behavioral (State\_machine\_demo.vhd)
    - Test\_of\_Sampler1 (Test\_of\_Sampler1.tbw)
      - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)
    - Test\_of\_Sampler1\_tb\_0 (Test\_of\_Sampler1\_tb\_0.v)
      - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)

1

Processes for: Test\_of\_Sampler1

- Add Existing Source
- Create New Source
- View Generated Test Bench As HDL
- Add Test Bench To Project
- Xilinx ISE Simulator
  - Simulate Behavioral Model
    - Generate Self-Checking Test Bench

2

number\_data 2000 ns

Current Simulation Time: 2000 ns

Datout[7:0] 8'hXX 8'hAA

Datout[7] 1 8'hAA

Datout[6] 0 8'hAA

Datout[5] 1 8'hAA

Datout[4] 0 8'hAA

Datout[3] 1 8'hAA

Datout[2] 0 8'hAA

Datout[1] 1 8'hAA

Datout[0] 0 8'hAA

Clks 1 8'hAA

Datin[7:0] 8'h00 8'h55

Master\_Clk 1 8'hAA

Divider with text

emb 0 8'hAA

q[7:0] 8'hUU 8'h55

q[7] 0 8'hUU

q[6] 1 8'hUU

q[5] 0 8'hUU

q[4] 1 8'hUU

q[3] 0 8'hUU

q[2] 1 8'hUU

q[1] 0 8'hUU

q[0] 1 8'hUU

Design Summary State\_machine\_demo.vhd Sampler\_version1.vhd Simulation

Time: 1934.2 ns

JJM/feb09

VHDL Testbenches

8

# Changing Preferred Language to VHDL

Xilinx - ISE - D:\BASYS\_PROJECTS\SIMULATION\Demo1\Demo1.ise - [Test\_of\_Sampler1\_tb\_0.v]

File Edit View Project Source Process Window Help

Sources for: Behavioral Simulation

- Demo1
- xc3s100e-4tq144
  - Signal\_generator1 - Behavioral (Signal\_generator1.vhd)
  - Signal\_generator2 - Behavioral (Signal\_generator2.vhd)
  - Signal\_generator3 - Behavioral (Signal\_generator3.vhd)
  - State\_machine\_demo - Behavioral (State\_machine\_demo.vhd)
  - Test\_of\_Sampler1 (Test\_of\_Sampler1.tbw)
    - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)
  - Test\_of\_Sampler1\_tb\_0 (Test\_of\_Sampler1\_tb\_0.v)
    - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)

Rightclick

4

3

Project Properties

Property Name	Value
Product Category	All
Family	Spartan3E
Device	XC3S100E
Package	TQ144
Speed	-4
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISE Simulator (VHDL/Verilog)
Preferred Language	Verilog
Enable Enhanced Design Summary	VHDL
Enable Message Filtering	Verilog

5

```
26
27     parameter PERIOD = 200;
28     parameter real DUTY_CYCLE = 0.5;
29     parameter OFFSET = 100;
30
31     initial // Clock process for Master_Clk
32 begin
33     #OFFSET;
34     forever
35     begin
36         Master_Clk = 1'b0;
37         #(PERIOD-(PERIOD*DUTY_CYCLE)) Master_Clk = 1'b1;
38         #(PERIOD*DUTY_CYCLE);
39     end
40 end
41
42
43 Sampler_version1 UUT (
44     .Master_Clk(Master_Clk),
45     .Datin(Datin),
46     .Datout(Datout),
47     .Clks(Clks));
48
49 initial begin
50     // ----- Current Time: 185ns
51     #185;
52     Datin = 8'b01010101;
53     // -----
54 end
55
56 endmodule
```

Summary State\_machine\_demo Sampler\_version1 Simulation Test\_of\_Sampler1\_tb\_0.v

Ln 1 Col 1 CAPS NUM SCRL Verilog



## Sources for: Behavioral Simulation

- Demo1
- xc3s100e-4tq144
  - Signal\_generator1 - Behavioral (Signal\_generator1.vhd)
  - Signal\_generator2 - Behavioral (Signal\_generator2.vhd)
  - Signal\_generator3 - Behavioral (Signal\_generator3.vhd)
  - State\_machine\_demo - Behavioral (State\_machine\_demo.vhd)
- Test\_of\_Sampler1\_tb\_0 - testbench\_arch (Test\_of\_Sampler1\_tb\_0)
  - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)
- Test\_of\_Sampler1 (Test\_of\_Sampler1.tbw)
- UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)
- Test\_of\_Sampler1\_tb\_0 (Test\_of\_Sampler1\_tb\_0.v)
  - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)

Sources Snapshots Libraries

## Processes for: Test\_of\_Sampler1\_tb\_0 - testbench

- Add Existing Source
- Create New Source
- XilinxISE Simulator
  - Check Syntax
  - Simulate Behavioral Model

6

```

44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

        SIGNAL Datout : std_logic_vector (7 DownTo 0) := "00000000";
        SIGNAL Clks : std_logic := '0';

        constant PERIOD : time := 200 ns;
        constant DUTY_CYCLE : real := 0.5;
        constant OFFSET : time := 100 ns;
        BEGIN
            UUT : Sampler_version1
            PORT MAP ( Master_Clk => Master_Clk,
                        Datin => Datin,
                        Datout => Datout,
                        Clks => Clks);
            PROCESS -- clock process for Master_Clk
            BEGIN
                WAIT for OFFSET;
                CLOCK_LOOP : LOOP
                    Master_Clk <= '0';
                    WAIT FOR (PERIOD - (PERIOD * DUTY_CYCLE));
                    Master_Clk <= '1';
                    WAIT FOR (PERIOD * DUTY_CYCLE);
                END LOOP CLOCK_LOOP;
            END PROCESS;

            PROCESS
            BEGIN
                ----- Current Time: 185ns
                WAIT FOR 185 ns;
                Datin <= "01010101";
                -----
                WAIT FOR 1015 ns;
            END PROCESS;

        END testbench arch;
    
```

Processes Sim Hierarchy - Test\_of\_Sampler1

Design Summary State\_machine\_demo Sampler\_version1 Simulation Test\_of\_Sampler1\_tb\_0

Ln 40 Col 19 CAPS NUM SCRL VHDL

# Generate Self-Checking TestBench



File Edit View Project S



Sources for: Behavioral Simulation

- Demo1
- xc3s100e-4tq144
  - Signal\_generator1 - Behavioral (Signal\_generator1.vhd)
  - Signal\_generator2 - Behavioral (Signal\_generator2.vhd)
  - Signal\_generator3 - Behavioral (Signal\_generator3.vhd)
  - State\_machine\_demo - Behavioral (State\_machine\_demo.vhd)
  - Test\_of\_Sampler1\_selfcheck\_beh - testbench\_arch (Test\_of\_Sampler1\_selfcheck\_beh.vhd)
    - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)
  - Test\_of\_Sampler1\_tb\_0 - testbench\_arch (Test\_of\_Sampler1\_tb\_0.vhd)
  - Test\_of\_Sampler1 (Test\_of\_Sampler1.tbw)
  - Test\_of\_Sampler1\_tb\_0 (Test\_of\_Sampler1\_tb\_0.v)
    - UUT - Sampler\_version1 - Behavioral (Sampler\_version1.vhd)


Sources    Snapshots    Libraries

Processes for: Test\_of\_Sampler1

- Add Existing Source
- Create New Source
- View Generated Test Bench As HDL
- Add Test Bench To Project
- Xilinx ISE Simulator
- Simulate Behavioral Model
  - Generate Self-Checking Test Bench

Processes

```

1  --
2  -- Copyright (c) 1995-2007 Xilinx, Inc.
3  -- All Right Reserved.
4  --
5  --
6  --
7  -- Vendor: Xilinx
8  -- Version : 9.2.04i
9  -- Application : ISE
10 -- Filename : Test_of_Sampler1_selfcheck.vhd
11 -- Timestamp : Sun Feb 10 10:23:47 2008
12 --
13 --
14 --
15 --Command:
16 --Design Name: Test_of_Sampler1_selfcheck_beh
17 --Device: Xilinx
18 --
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24 use IEEE.STD.TEXTIO.TEXTIO.ALL;
25 use STD.TEXTIO.ALL;
26
27 ENTITY Test_of_Sampler1_selfcheck_beh IS
28 END Test_of_Sampler1_selfcheck_beh;
29
30 ARCHITECTURE testbench_arch OF Test_of_Sampler1_selfcheck_
31   COMPONENT Sampler_version1
32     PORT (
33       Master_Clk : In std logic;

```

Design Summary    State\_machine    Sampler\_version1    Test\_of\_Sample    Test\_of\_Sampler1\_selfcheck

Ln 1 Col 1    CAPS    NUM    SCRL    VHDL

# Selfchecking TestBench (1)

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_UNSIGNED.ALL;
23 use IEEE.STD.TEXTIO.ALL;
24 USE STD.TEXTIO.ALL;
25
26
27 ENTITY Test_of_Sampler1_selfcheck_beh IS
28 END Test_of_Sampler1_selfcheck_beh;
29
30 ARCHITECTURE testbench_arch OF Test_of_Sampler1_selfcheck_beh IS
31 COMPONENT Sampler_version1
32 PORT (
33     Master_Clk : In std_logic;
34     Datin : In std_logic_vector (7 DownTo 0);
35     Datout : Out std_logic_vector (7 DownTo 0);
36     Clks : Out std_logic
37 );
38 END COMPONENT;
39
40 SIGNAL Master_Clk : std_logic := '0';
41 SIGNAL Datin : std_logic_vector (7 DownTo 0) := "00000000";
42 SIGNAL Datout : std_logic_vector (7 DownTo 0) := "UUUUUUUU";
43 SIGNAL Clks : std_logic := 'U';
44
45 SHARED VARIABLE TX_ERROR : INTEGER := 0;
46 SHARED VARIABLE TX_OUT : LINE;
47
48 constant PERIOD : time := 200 ns;
49 constant DUTY_CYCLE : real := 0.5;
50 constant OFFSET : time := 100 ns;
51
52 BEGIN
53     UUT : Sampler_version1
54     PORT MAP (
55         Master_Clk => Master_Clk,
56         Datin => Datin,
57         Datout => Datout,
58         Clks => Clks
59     );

```

# Selfchecking TestBench (2)

```
60
61      PROCESS      -- clock process for Master_Clk
62      BEGIN
63          WAIT for OFFSET;
64          CLOCK_LOOP : LOOP
65              Master_Clk <= '0';
66              WAIT FOR (PERIOD - (PERIOD * DUTY_CYCLE));
67              Master_Clk <= '1';
68              WAIT FOR (PERIOD * DUTY_CYCLE);
69          END LOOP CLOCK_LOOP;
70      END PROCESS;
71
72      PROCESS
73          PROCEDURE CHECK_Clks(
74              next_Clks : std_logic;
75              TX_TIME : INTEGER
76          ) IS
77              VARIABLE TX_STR : String(1 to 4096);
78              VARIABLE TX_LOC : LINE;
79              BEGIN
80                  IF (Clks /= next_Clks) THEN
81                      STD.TEXTIO.write(TX_LOC, string'("Error at time="));
82                      STD.TEXTIO.write(TX_LOC, TX_TIME);
83                      STD.TEXTIO.write(TX_LOC, string'("ns Clks="));
84                      IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, Clks);
85                      STD.TEXTIO.write(TX_LOC, string'(", Expected = "));
86                      IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, next_Clks);
87                      STD.TEXTIO.write(TX_LOC, string'(" "));
88                      TX_STR(TX_LOC.all'range) := TX_LOC.all;
89                      STD.TEXTIO.Deallocate(TX_LOC);
90                      ASSERT (FALSE) REPORT TX_STR SEVERITY ERROR;
91                      TX_ERROR := TX_ERROR + 1;
92                  END IF;
93          END;
```




# Selfchecking TestBench (3)

```
94
95 PROCEDURE CHECK_Datout(
96     next_Datout : std_logic_vector (7 DownTo 0);
97     TX_TIME : INTEGER
98 ) IS
99     VARIABLE TX_STR : String(1 to 4096);
100    VARIABLE TX_LOC : LINE;
101    BEGIN
102        IF (Datout /= next_Datout) THEN
103            STD.TEXTIO.write(TX_LOC, string'("Error at time="));
104            STD.TEXTIO.write(TX_LOC, TX_TIME);
105            STD.TEXTIO.write(TX_LOC, string'("ns Datout="));
106            IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, Datout);
107            STD.TEXTIO.write(TX_LOC, string'(", Expected = "));
108            IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, next_Datout);
109            STD.TEXTIO.write(TX_LOC, string'(" "));
110            TX_STR(TX_LOC.all'range) := TX_LOC.all;
111            STD.TEXTIO.Deallocate(TX_LOC);
112            ASSERT (FALSE) REPORT TX_STR SEVERITY ERROR;
113            TX_ERROR := TX_ERROR + 1;
114        END IF;
115    END;
116    BEGIN
117        -- ----- Current Time: 185ns
118        WAIT FOR 185 ns;
119        Datin <= "01010101";
120        --
121        -- ----- Current Time: 215ns
122        WAIT FOR 30 ns;
123        CHECK_Clk('1', 215);
124        --
125        -- ----- Current Time: 415ns
126        WAIT FOR 200 ns;
127        CHECK_Clk('0', 415);
128        --
129        -- ----- Current Time: 615ns
130        WAIT FOR 200 ns;
131        CHECK_Clk('1', 615);
132        CHECK_Datout("10101010", 615);
133        --
134        WAIT FOR 585 ns;
```

# Selfchecking TestBench (4)

```
134
135      IF (TX_ERROR = 0) THEN
136          STD.TEXTIO.write(TX_OUT, string'("No errors or warnings"));
137          ASSERT (FALSE) REPORT
138              "Simulation successful (not a failure).  No problems detected."
139              SEVERITY FAILURE;
140      ELSE
141          STD.TEXTIO.write(TX_OUT, TX_ERROR);
142          STD.TEXTIO.write(TX_OUT,
143              string'(" errors found in simulation"));
144          ASSERT (FALSE) REPORT "Errors found during simulation"
145              SEVERITY FAILURE;
146      END IF;
147  END PROCESS;
148
149 END testbench_arch;
```

# Creating your own TestBench (1)





```

23 -- This testbench has been automatically generated using types std_logic and
24 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
25 -- that these types always be used for the top-level I/O of a design in order
26 -- to guarantee that the testbench will bind correctly to the post-implementation
27 -- simulation model.
28 -----
29 LIBRARY ieee;
30 USE ieee.std_logic_1164.ALL;
31 USE ieee.std_logic_unsigned.all;
32 USE ieee.numeric_std.ALL;
33
34 ENTITY Min_TestBench_Sampler1_vhd IS
35 END Min_TestBench_Sampler1_vhd;
36
37 ARCHITECTURE behavior OF Min_TestBench_Sampler1_vhd IS
38     ----- Component Declaration for the Unit Under Test (UUT)
39     COMPONENT Sampler_version1
40         PORT(
41             Master_Clk : IN std_logic;
42             Datin : IN std_logic_vector(7 downto 0);
43             Datout : OUT std_logic_vector(7 downto 0);
44             Clks : OUT std_logic);
45     END COMPONENT;
46
47     ----- Inputs
48     SIGNAL Master_Clk : std_logic := '0';
49     SIGNAL Datin : std_logic_vector(7 downto 0) := (others=>'0');
50
51     ----- outputs
52     SIGNAL Datout : std_logic_vector(7 downto 0);
53     SIGNAL Clks : std_logic;
54
55 BEGIN
56     ----- Instantiate the Unit Under Test
57     UUT: Sampler_version1 PORT MAP(
58         Master_Clk => Master_Clk,
59         Datin      => Datin,
60         Datout     => Datout,
61         Clks       => Clks );
62
63 tb : PROCESS
64 BEGIN
65     -- Wait 100 ns for global reset to finish
66     wait for 100 ns;
67     -- Place stimulus here
68     wait; -- will wait forever
69 END PROCESS;
70
71 END;


```

## Creating your own TestBench (2)





File Edit View Add Format Tools Window



# Creating your own TestBench (3)

```
29 LIBRARY ieee;
30 USE ieee.std_logic_1164.ALL;
31 USE ieee.std_logic_unsigned.all;
32 USE ieee.numeric_std.ALL;
33 use IEEE.STD_LOGIC_ARITH.ALL;
34 use IEEE.MATH_REAL.ALL;           -- This contains the SIN( )
35
36 ENTITY Min_TestBench_Sampler1_vhd IS
37     Port ( CLKX:        out STD_LOGIC;
38             Dataout : inout STD_LOGIC_VECTOR (7 downto 0));
39 END Min_TestBench_Sampler1_vhd;
40
41 ARCHITECTURE behavior OF Min_TestBench_Sampler1_vhd IS
42     ----- Component Declaration for the Unit Under Test (UUT)
43     COMPONENT Sampler_version1
44         PORT(   Master_Clk : IN std_logic;
45                 Datin :      IN std_logic_vector(7 downto 0);
46                 Datout :     OUT std_logic_vector(7 downto 0);
47                 Clks :       OUT std_logic );
48     END COMPONENT;
49
50     ----- Inputs
51     SIGNAL Master_Clk : std_logic := '0';
52     SIGNAL Datin :      std_logic_vector(7 downto 0) := (others=>'0');
53     ----- Outputs
54     SIGNAL Datout :      std_logic_vector(7 downto 0);
55     SIGNAL Clks :       std_logic;
56
57     signal Clk_v1:        STD_LOGIC := '0';
58     -- Please note - Shared variables can be used for interprocess data
59     -- exchange. Moreover can they be observed under a simulation as well
60     shared variable Delta_step: real := 100.0;
61     shared variable Delta:    real := 1000.0;
62     shared variable Delta_xx: real := -1.0;
```

# Creating your own TestBench (4)

```
63 BEGIN
64     ----- Instantiate the Unit Under Test (UUT)
65     UUT: Sampler_version1 PORT MAP( Master_Clk => Master_Clk,
66                                         Datin      => Datin,
67                                         Datout     => Datout,
68                                         Clks       => Clks );
69
70     Master_Clk <= not Master_Clk after 5 ns;  -- 100 MHz master clock|
71     Datin      <= DataOut;
72     CLKX       <= Clk_v1;
73
74     -----
75     -- This process creates a clk-signal with a variable frequency
76     -- not use if its useful in practice, but it demonstrates what can
77     -- be done.
78     -- The shared variable "Delta" will decrease with the value "Delta_step"
79     -- for each step will the "Delta_step" value change with "Delta_xx"
80     -----
81     Clk_generator: process
82     begin
83         Clk_v1 <= not Clk_v1;  -- Toogle the Clk
84         Delta := 1000.0;      -- Ready for a new count down
85         while Delta>0.0 loop  -- while not done
86             wait for 10 ps;    -- adjust this if needed
87             Delta := Delta - Delta_step;  -- one step down
88         end loop;
89
90         if Delta_xx < 0.0 then
91             if Delta_step < 2.0 then
92                 Delta_xx := 0.1;
93                 end if;
94             else
95                 if Delta_step > 198.0 then
96                     Delta_xx := -0.1;
97                     end if;
98                 end if;
99                 Delta_step := Delta_step + Delta_xx;
100            end process Clk_generator;
```

# Creating your own TestBench (5)

```
102
103  -- This process driven by an external clock signal
104  -- the statement "wait until rising_edge( clk_v1)" do the trick
105
106 Sinus_generator: process
107     constant Umax:      integer := 127;      -- Max amplitude
108     constant f:         real    := 2.0E6;    -- Frequency [Hz]
109     constant Tper:      real    := 1.0/f;    -- Period of fr.
110     -- If you can find a way to convert real to time please let me know
111     constant Delta:     real    := 1000.0E-12; -- delta time - sec
112     constant DeltaWait: time   := 1000 ps;    -- delta time - ps
113
114     variable t:      Real := 0.0;  -- Actual time
115     variable angle: real := 0.0;  -- Actual angle in radians
116     variable Usin:  real := 0.0;  -- The sin value [real]
117     variable Usin_int: integer;  -- The sin value as integer
118 begin
119     wait until rising_edge( Clk_v1);
120
121     angle := 2.0 * MATH_PI * t * f;    -- calculate angle
122     t     := t + Delta;                -- next time
123     Usin := real(Umax)*( SIN( angle)+1.0); -- Usin calculation
124     Usin_int := integer(Usin);        -- convert real to integer
125     Dataout <= conv_std_logic_vector( Usin_int, 8); -- to vector
126 end process sinus_generator;
127
128 ----- not in use -----
129 tb : PROCESS
130 BEGIN
131     -- Wait 100 ns for global reset to finish
132     wait for 100 ns;
133     -- Place stimulus here
134     wait; -- will wait forever
135 END PROCESS;
136 END;
```