



```
--LABEL_3:  
    SKIP_3D,                      -- SKIP IF BUTTON 3  
    JUMP    & "0011000",      -- JUMP TO LABEL_4  
    LOAD_DIR & R15,  
    CLEAR_C,  
    ADD_IMM & "0001",  
    STORE_DIR & R15,  
--LABEL_4:  
    JUMP    & "0000000",      -- JUMP TO LABEL_0
```



```
213 WHEN DECODE => ----- decode the instruction
214 IF curr_ir(7 downto 4) =INHERENT THEN
215 CASE curr_ir IS
216 WHEN SKIP_0D => inc_pc <= Detect0; --
217 WHEN SKIP_1D => inc_pc <= Detect1; --
218 WHEN SKIP_2D => next_Btn2 <= Detect2; --
219 WHEN SKIP_3D => next_Btn3 <= Detect3; --
220 WHEN OTHERS => NULL;
221 END CASE;
222 END IF;
```



```
189 PROCESS (curr_st,curr_carry,curr_zero,curr_ir,curr_Btn2,curr_Btn3,  
190      Btn0,Btn1,Btn2,Btn3, Detect0,Detect1,Detect2,Detect3)  
191 BEGIN  
192   -- set the default values for these signals to avoid synthesis of implied latch  
193   sel_data_ram <= '0';  
194   read      <= '0';  
195   write     <= '0';  
196   ld_ir     <= '0';  
197   ld_ir_lsn <= '0';  
198   inc_pc    <= '0';  
199   jump_pc   <= '0';  
200   alu_op    <= "000";  
201   next_Btn3 <= curr_Btn3;  
202   Clear1    <= '0';  
203   Clear3    <= '0';
```

```

WHEN EXECUTE => execute the instruction.


IF curr_ir(7 downto 4) = INHERENT THEN
  CASE curr_ir IS
    WHEN SKIP_0D => Clear0 <= Detect0; --
    WHEN SKIP_0H => inc_pc <= Btn0; --
    WHEN SKIP_0L => inc_pc <= NOT Btn0; --


    WHEN SKIP_1D => Clear1 <= Detect1; --
    WHEN SKIP_1H => inc_pc <= Btn1; --
    WHEN SKIP_1L => inc_pc <= NOT Btn1; --


    WHEN SKIP_2D => IF Curr_Btn2='1' THEN
      Clear2 <= '1';
      inc_pc <= '1'; --
      next_Btn2 <= '0';
    END IF;
    WHEN SKIP_2H => inc_pc <= Btn2; --
    WHEN SKIP_2L => inc_pc <= NOT Btn2; --


    WHEN SKIP_3D => IF Curr_Btn3='1' THEN
      Clear3 <= '1';
      inc_pc <= '1'; --
      next_Btn3 <= '0';
    END IF;
    WHEN SKIP_3H => inc_pc <= Btn3; --
    WHEN SKIP_3L => inc_pc <= NOT Btn3; --
  END CASE;
END IF;


```
















The figure is a timing diagram illustrating the state of various registers and control signals over time. The horizontal axis represents time, with major ticks at 56, 60, 64, and 68 us. The vertical axis lists the signals being monitored.


- Address Bus:** Shows values from 8'h06 to 8'h19. The bus is mostly high-impedance (X) except for specific memory locations. For example, at 56 us, it shows 8'h09, 8'h0A, 8'h0B, 8'h0D, 8'h0E, 8'h13, 8'h15, 8'h16, 8'h17, and 8'h19.
- Data Bus:** Shows values from 8'h05 to 8'hZZ. It follows a similar pattern to the address bus but represents data values. For instance, at 56 us, it shows 8'hZZ, 8'hZZ, 8'hZZ, 8'hZZ, 8'hZZ, 8'hZZ, 8'hZZ, 8'hZZ, and 8'hZZ.
- Control Signals:** Includes curr_ir[7:0], curr_pc[6:0], inc_pc, curr_st, alu_op[2:0], curr_acc[3:0], clk, and sel_data_ram. These signals show logic levels (0 or 1) or specific states like "fetch".
- Input Buttons:** Monitors four buttons (btn0, btn1, btn2, btn3) and their corresponding detection and clearing signals (detect0, detect1, detect2, detect3, detect4, clear0, clear1, clear2, clear3).


Current Simulation Time: 200 us

		68	72	76	80																														
<input checked="" type="checkbox"/> reg[3:0][12]	4'h1	4'h3																																	
<input checked="" type="checkbox"/> reg[3:0][13]	4'h0	4'h3																																	
<input checked="" type="checkbox"/> reg[3:0][14]	4'h0	4'h1																																	
<input checked="" type="checkbox"/> reg[3:0][15]	4'h0	4'h3																																	
<input checked="" type="checkbox"/> web	1																																		
<input checked="" type="checkbox"/> adr_bus[7:0]	8'h06	8'h19	8...	8'h01	8'h02	8...	8'h07	8...	8'h08	8...	8'h0D	8...	8'h0E	8...	8'h13	8...	8'h14	8...	8'h19	8...	8'h01														
<input checked="" type="checkbox"/> data_bus[7:0]	8'h05	8'hZZ	8...	8'hZZ																															
<input checked="" type="checkbox"/> oe_b	0																																		
<input checked="" type="checkbox"/> curr_ir[7:0]	8'h3C	8'h3F	8'h80	X	8'h04	X	8'h86	X	8'h05	X	8'h8C	X	8'h06	X	8'h92	X	8'h07	X	8'h98	X	8'h80	X	8'h04												
<input checked="" type="checkbox"/> curr_pc[6:0]	6	24	25	X	0	X	1	X	2	X	6	X	7	X	8	X	12	X	13	X	14	X	18	X	19	X	20	X	24	X	25	X	0	X	1
<input checked="" type="checkbox"/> inc_pc	1																																		
<input checked="" type="checkbox"/> curr_st	fetch	fetch	d...	e...	fetch	d...	e...	fetch	d...	e...	fetch	d...	e...	fetch	d...	e...																			
<input checked="" type="checkbox"/> alu_op[2:0]	0	0																																	
<input checked="" type="checkbox"/> curr_acc[3:0]	1	3																																	
<input checked="" type="checkbox"/> clk	1																																		
<input checked="" type="checkbox"/> sel_data_ram	0																																		
<input checked="" type="checkbox"/> btn0	0																																		
<input checked="" type="checkbox"/> detect0	1																																		
<input checked="" type="checkbox"/> clear0	0																																		
<input checked="" type="checkbox"/> btn1	1																																		
<input checked="" type="checkbox"/> detect1	1																																		
<input checked="" type="checkbox"/> clear1	0																																		
<input checked="" type="checkbox"/> btn2	1																																		
<input checked="" type="checkbox"/> curr_btn2	U																																		
<input checked="" type="checkbox"/> detect2	1																																		
<input checked="" type="checkbox"/> clear2	0																																		
<input checked="" type="checkbox"/> btn3	0																																		
<input checked="" type="checkbox"/> curr_btn3	0																																		
<input checked="" type="checkbox"/> detect3	0																																		
<input checked="" type="checkbox"/> clear3	0																																		









```

66  --LABEL_0:
67      SKIP_0D,           -- SKIP IF BUTTON 0 ...
68      JUMP    & "0000110", -- JUMP TO LABEL_1
69      LOAD_DIR & R12,
70      CLEAR_C,
71      ADD_IMM  & "0001",
72      STORE_DIR & R12,
73  --LABEL_1:
74      SKIP_1D,           -- SKIP IF BUTTON 1 ...
75      JUMP    & "0001100", -- JUMP TO LABEL_2
76      LOAD_DIR & R13,
77      CLEAR_C,
78      ADD_IMM  & "0001",
79      STORE_DIR & R13,
80  --LABEL_2:
81      SKIP_2D,           -- SKIP IF BUTTON 2 ...
82      JUMP    & "0010010", -- JUMP TO LABEL_3
83      LOAD_DIR & R14,
84      CLEAR_C,
85      ADD_IMM  & "0001",
86      STORE_DIR & R14,
87  --LABEL_3:
88      SKIP_3D,           -- SKIP IF BUTTON 3 ...
89      JUMP    & "0011000", -- JUMP TO LABEL_4
90      LOAD_DIR & R15,
91      CLEAR_C,
92      ADD_IMM  & "0001",
93      STORE_DIR & R15,
94  --LABEL_4:
95      JUMP    & "0000000", -- JUMP TO LABEL_0
96      JUMP    & "0000000",
97      NOP,
98      NOP,
99      NOP,
100     NOP,
101     NOP,
102     NOP
103 );

```